QuickSilicon @QuickSilicon

We at QuickSilicon are here to revolutionise how the semiconductor hires its best talent. Bangalore Joined January 2020

Tweets

111
Followers

71
Following

338
Likes

161

Suresh Kini @Suresh_Kini_09

a year ago

Really excited to share my progress on QuickSilicon! Completed Day 9 of 21 Days of RTL course! quicksilicon.in/course/21dayso… ##21daysofrtl @QuickSilicon

0 1 3 83 0

View Details

QuickSilicon @QuickSilicon

2 years ago

Tik-Tok... 📷Prices for all QuickSilicon courses go up on June 15th! Click bit.ly/3VBN9aj #designverification #QuickSilicon #python #HardwareDesign #vlsi #TechCourses #VIsiDesign #VIsiCourses #SystemVerilog #RTLDesign #ElectronicsEngineering #ProcessorDesign

0 0 0 58 0

View Details

At QuickSilicon, we're making hardware design everyone's thing—no matter what you do, let's geek out together! Oh and don't forget, prices of all the courses are going up on June 15th, 2024! #designverification #QuickSilicon #python #HardwareDesign #vlsi #TechCourses #RTLDesign

0 0 0 55 0

View Details

QuickSilicon @QuickSilicon

2 years ago

Join us on this exciting adventure, where learning is immersive, hands-on, and tailored to equip you for success in the fast-paced world! #QuickSilicon #HardwareDesign #vlsi #TechCourses #vlsifundamentals #vlsiDesign #vlsiCourses #SystemVerilog #RTLDesign #ElectronicsEngineering

0 0 0 50 0

View Details

QuickSilicon @QuickSilicon

2 years ago

Back in 1971, while tinkering with a calculator, Intel engineer Marcian Hoff had a lightbulb moment: "Hey, what if we jammed all these functions onto one tiny chip?" And just like that, the microprocessor was born! #microprocessor #innovation #tech #QuickSilicon #HardwareDesign

0 0 0 39 0

View Details

QuickSilicon @QuickSilicon

2 years ago

Accelerate your hardware design verification process with the power of Python! #designverification #QuickSilicon #python #HardwareDesign #vlsi #TechCourses #vlsifundamentals #vlsiDesign #vlsiCourses #SystemVerilog #RTLDesign #ElectronicsEngineering #ProcessorDesign

0 0 0 25 0

View Details

QuickSilicon @QuickSilicon

2 years ago

When you take a day off and the tester decides to "debug" the code. 😑 #QuickSilicon #HardwareDesign #codermemes #funny #vlsi #TechCourses #techmemes #developer #vlsifundamentals #vlsiDesign #vlsiCourses #SystemVerilog #RTLDesign #ElectronicsEngineering #ProcessorDesign #memes

0 0 0 30 0

View Details

QuickSilicon @QuickSilicon

5 years ago

Jack’s manager was furious when he realised that Jack had used ID values without a dummy flop. Why is the dummy flop important for ID values? #rtldesign #semiconductor #verilog #asicdesign #semiconductors #fpga #verifications

0 1 3 0 0

View Details

QuickSilicon @QuickSilicon

5 years ago

Can you help Joe with a single line of synthesizable RTL to convert A into B? #rtldesign #semiconductor #verilog #asicdesign #semiconductors #fpga #verification

0 0 1 0 0

View Details

QuickSilicon @QuickSilicon

5 years ago

Jack was puzzled to see the following waveform for an APB protocol. Can you help Jack list all the missing signals and the protocol violations? #rtldesign #semiconductor #verilog #asicdesign #semiconductors #fpga #verification

0 0 2 0 0

View Details

QuickSilicon @QuickSilicon

5 years ago

Sam has come up with the following structure for implementing an asynchronous FIFO. Do you think he got it right? What should be the minimum size of the FIFO to avoid any overflow? #rtldesign #semiconductor #verilog #asicdesign #semiconductors #fpga #verification

1 0 3 0 0

View Details

QuickSilicon @QuickSilicon

5 years ago

Given device 0 and 2 needs to transfer 8 bytes and device 1 needs to transfer 16 bytes. Find the size of the fifo if all of the devices can potentially write 1 byte of data every cycle while the fifo can only pop once in 4-cycles? #rtldesign #semiconductor #verilog #asicdesign

0 0 2 0 0

View Details

QuickSilicon @QuickSilicon

5 years ago

@chiakokhua @ico_TC I need to read this

1 0 2 0 0

View Details

RetiredEngineer® @chiakokhua

5 years ago

FREE! "A Primer on Memory Consistency and Cache Coherence, Second Edition" morganclaypool.com/doi/pdf/10.220…

3 26 115 0 31

View Details

QuickSilicon @QuickSilicon

5 years ago

Can you help Alex with the following problem? Given inputs: - clk - reset - x_i Outputs: - p_o #rtldesign #semiconductor #verilog #asicdesign #semiconductors #fpga #verification

0 0 2 0 0

View Details

QuickSilicon @QuickSilicon

5 years ago

@kunksed Aren't these notes beautiful? Engineering can be creative too. After all, why should MBAs have all the fun? :)

0 0 0 0 0

View Details

QuickSilicon @QuickSilicon

5 years ago

Taking good notes just don't help you focus better but also help you understand main concepts easily. Here's our take on few common digital design concepts. #rtldesign #semiconductor #verilog #asicdesign #semiconductors #fpga #verification